phase angle between two signals of same frequency is computed by converting the signals into two square waves and then measuring the time difference between the zero crossing points of the square waves. In some other techniques the phase is computed by measuring the time difference between the pulse centers of the two square waves [l-31. However, all these techniques introduce error in phase measurement when the input signals are distorted by harmonics. A high precision phase measurement technique, which can accurately determine the phase even when the signals are distorted by harmonics, is presented in [7] . This paper proposes a microprocessor-based hardware implementation of the high precision phase measurement technique presented in [7] . T h e hardware implementation requires two reduced tables: a sine table and a cosine table. If each table has i(i+5)/2 entries then the phase could be accurately determine even if the signals are distorted by any number of harmonics in the range 2nd through ith h a r m o n i c s .
I. INTRODUCT'ION
A number of phase measurement techniques have been reported in literature [I-61. In the most commonly used technique the phase difference between two signals (one of which is known as the reference signal) of same frequency is computed by first converting the signals into square waves and then measuring the time difference between the zero-crossing points of these square waves. This conventional technique introduces error when the waves are distorted by harmonics. In the improved phase measurement techniques presented in [l-31, the phase is computed by measuring the time difference between the centers of the square waves. These improved techniques could still introduce large error if the signals are distorted by harmonics. A new technique for high precision phase measurement is presented in [7] . This new technique can compute the phase difference between the signals very accurately even when the signals are distorted by harmonics. Here, phase is computed using a digital signal processing approach. The fundamental phases of the two signals are computed in parallel and then their difference is taken to compute the phase difference between the two signals. In order to compute the fundamental phase of a signal, first the sampling rate is made equal to 3 samples/cycle. The fundamental phase of a signal is computed by collecting a set of samples from the signal over a period of one cycle. Let this phase be $ 1 . The phase is then recomputed by collecting a set of delayed samples (explained in the next section) over a period of another cycle of the signal. Let this phase be v i . If the difference between $ 1 and v i is greater than a tolerance limit, E , then the sampling rate is increased by one sample/cycle, and the process of computing $ 1 and is repeated. All these operations are done in parallel for both the signals. If $ 1 -~1 S E for both the signals then the sampling rate is not increased, but the process of collecting delayed samples and computing y1 is continued until 4 1 -y1 > E for any signal or the process has been repeated enough times to make sure that (01's are the actual fundamental phases the two signals.
As long as $1 -y1 > E, the sampling rate is increased until the sampling rate becomes equal to the maximum sampling rate available for a given implementation. At this point the system indicates that the phase can not be determined, because at least one signal is distorted by a very high harmonic.
ILBACKGROUND
The theory of high precision phase measurement technique has been developed in [7] . A brief description of the theory is presented here.
Any periodic signal x(t) can be expressed by a fourier series representation as: 
of the nth harmonic. 5 h, are the fourier $1 can be expressed rate N samples/cycle If the signal x(t> is sampled at a (where N 2 h+2) then the ratio b l / a l can be accurately determined as follows (see [7] for the proof):
"1
where, A T = T/N is the sampling interval and T=l/f. The fundamental phase of the signal x(t) can also be determined by taking the samples of the signal x(t+t 1 ) .
These samples are known as the delayed samples, and the amount of delay is '1. Let us define the term as:
where, A is given by
and 8 = 2 x f t 1 . In [7] it has been proved that if N 2 h+2
then $ 1 would be equal to ~1 , and in this case $ 1 is the actual fundamental phase of the signal x(t). However, $ 1 may be equal to ~1 even when N < h+2, but in this case Q 1 may not be the actual fundamental phase of x(t). In [7] it has also been proved that if is computed at least would be equal to $ 1 if and only if $ 1 is the actual fundamental phase of x(t). Table 1 shows the algorithm for measuring the fundamental phase of x(t).
The phase difference between the fundamental components of two signals could be determined by synchronously executing the algorithm shown in Table 1 for the two signals, and then taking the difference of the fundamental phases of the two signals.
HARDWARE IMPLEMENTATIO~
In this section a microprocessor-based hardware i m p l e m e n t a t i o n o f t h e h i g h p r e c i s i o n p h a s e measurement algorithm is presented. Figure 1 shows the block diagram of the hardware implementation for measuring the difference of the fundamental phases of the signals x1 and x2, where x2 is the reference signal. Four processing units (PES) are used to compute the terms al(k) and bl(k) , 1 S k S 2. as follows:
where 0 S t i < T. The fundamental phases $1 (k), 1 < k 5 2 , of the signals x1 and x2 can then be expressed as
where, e = 2xft1. Equation (6) shows that for a given sampling rate N, the consine terms Cos(0). Cos(2xlN). . . . C o s ( 2 ( N -I)n/N) are needed to compute al(k). Similarly, equation (7) shows that for a given sampling rate N. the sine terms Sin(O), Sin (2x/N), . . . Sin(2(N-l)x/N) are needed to compute bl(k). These sine and cosine values could be stored in two tables. It has been mentioned in [7] that if a sampling rate of i+2 samples/cycle is used then the fundamental phase could be accurately determined even if the signal has upto ith harmonic distortion. Thus, if a phase measuring device has to be designed to tolerate upto ith harmonic distortion then only i+2 data elements Step 10. Else Go To Step 2. 10. STOP, phase can not be measured, because the x(t) is distorted by a very high harmonic. signal are to be stored in each table (sine and cosine tables). Hence, the tables are very reduced tables. However, these reduced tables would limit the frequency range of the input signal. Let the maximum sampling rate of the A/D converters, used in the design, be S,,,, then the maximum frequency of the input signal could be fmax = SmaX/i+2 no matter whether the signal is distorted by a higher or a lower harmonic. The frequency range of the input signal could be increased if more data elements are stored in the sine and the cosine tables and if the algorithm of Table 1 is used to select the sampling rate adaptively. In this case for every sampling rate N, 3 5 N < i+2, N data elements must be stored in the sine and cosine tables. Thus, the total number of data elements in each In the hardware implementation of Figure 1 it is assumed that reference signal x2 is not heavily distorted, i.e. x2 does not have more than two zero crossing points per cycle. If the reference signal x2 has more than two zero-crossing points per cycle then the fundamental frequency of the signal has to be known in order to compute the phase difference usign adaptive sampling a l g o r i t h m .
Descriotion of the Circuit
Initially the microprocessor resets the entire system by sending a negative pulse through the line RESET. The Positive-Zero-Cross detector circuit generates a negative pulse every time signal x2 changes from a negative value to a positive value. After reseting the system the microprocessor waits to be interrupted by the Positive-Zero-Cross detector circuit. If the frequency of the signals is unknown then the microprocessor can determine the frequency by counting the time difference between two successive Positive-Zero-Cross pulses. After the frequency has been determined, the phase measurement operation is triggered by a Positive-Zero-Cross pulse. After receiving the trigger pulse the microprocessor waits for an interval t1 and then generates the first sampling pulse SP. The same sampling pulse is used to sample both the signals x1 and x2. The A D converters then start the conversion process and after the conversion is over the digital outputs are sent to the PES. The sample counter shown in Figure 1 counts the sampling pulses sent by the microprocessor. The microprocessor also outputs the sampling rate N (samples/cycle) through an I/O port. The entries of the sine and cosine tables are selected by using N and M, where M is the output of the sample counter. The selected entries of the tables are sent to the PES. The operation of the PES are triggered by the End-of-Conversion (EOC) signals of the A D converters. The internal structure of a PE is shown in Figure 2 . Each PE has a multiplier, an adder and a latch. The multiplier multiplies the digital output of an A/D converter by an entry of the sine or cosine table. The adder and the latch of a PE are used to find the cumulative summation of N product terms generated by the multiplier of the same PE for N samples of a signal. The output of the adder is stored into the latch at the falling edge of a One-Shot pulse shown in Figure 1 and 2. A One-Shot pulse is triggered by a sampling pulse and the duration of the One-Shot pulse is made at least equal to the summation of the conversion time of the A/D converter and the delays of the multipler and the adder. The microprocesor sends N sampling pulses and then stops sending any more pulses. After that the microprocessor collects the coefficients a1 (k) and b l ( k ) , 1 < k < 2, and computes the fundamental phases $ ~( k ) using equation (8) . Finally the phase difference $ between the fundamentals of two signals is computed as The output of the sample counter, M, and the sampling rate, N, are used to select the data elements from the sine and cosine tables. If we want to tolerate upto ith harmonic distortion then each table must have 'i' data segments as shown in Figure 3 . The segment within a table is selected by the sampling rate N, and a data element within the selected segment is selected by the output, M, of the sample counter. The output lines of the decoder, shown in Figure 3 , are the segment enable lines. Only the selected segment can send a data element. Figure 4 shows the data elements of few segments of the sine and the cosine tables. All the data elements in the entire Similarly, some other data elements are also duplicated. However, this duplication is used to make the data selection technique very simple. Otherwise, the data selection technique would have been very complex. Cosidering the transistor counts of the sample counter, positive-zero-cross detector, S/H circuits, and the one-shot circuit it can be concluded that the custom VLSI chip could be fabricated using approximately 35,000 transistors. Figure 5 shows the pin diagram of the proposed high precision phase measurement chip. Here 5 bits (NO-N4) are used for the sampling rate, N, and 14 bits (DO-D13) are used for the output data. The signals SO and S1 are the data select lines (S) of the multiplexer. 
JV. CONCLUSION
T h i s paper presents a microprocessor-based hardware implementation of the high precision phase mesurement algorithm developed in [7] . This design could easily be fabricated to make a 28-pin custom VLSI chip. The chip would perform most of the complex and time consuming mathematical operations. However, the microprocessor also has to d o some mathematical operations like: divide and tangent inverse operations. The computational load of the microprocessor could be reduced if the divide and tangent inverse operations are also implemented in the Chip. In that case a very low cost microprocessor, possibly a single chip microcomputer, can be used.
